## Product Specification

## PE42520

## UltraCMOS ${ }^{\circledR}$ SPDT RF Switch

 9 kHz - 13 GHz
## Product Description

The PE42520 SPDT absorptive RF switch is designed for use in Test/ATE and other high performance wireless applications. This broadband general purpose switch maintains excellent RF performance and linearity from 9 kHz through 13 GHz . This switch is a pin-compatible upgraded version of PE42552 with higher power handling of 36 dBm continuous wave (CW) and 38 dBm instantaneous power in $50 \Omega$ @ 8 GHz . The PE42520 exhibits high isolation, fast settling time, and is offered in a $3 \times 3 \mathrm{~mm}$ QFN package.

The PE42520 is manufactured on Peregrine's UltraCMOS ${ }^{\circledR}$ process, a patented variation of silicon-oninsulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Diagram


## Features

- HaRPTM technology enhanced
- Fast settling time
- No gate and phase lag
- No drift in insertion loss and phase
- High power handling @ 8 GHz in $50 \Omega$
- 36 dBm CW
- 38 dBm instantaneous power
- 26 dBm terminated port
- High linearity
- 66 dBm IIP3
- Low insertion loss
- 0.8 dB @ 3 GHz
- 0.9 dB @ 10 GHz
- 2.0 dB @ 13 GHz
- High isolation
- 45 dB @ 3 GHz
- 31 dB @ 10 GHz
- 18 dB @ 13 GHz
- ESD performance
- 4 kV HBM on RF pins to GND
- 2.5 kV HBM on all pins
- 1 kV CDM on all pins

Figure 2. Package Type
16-lead 3x3 mm QFN


Table 1. Electrical Specifications @ $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{Vss}_{\mathrm{ExT}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}=3.4 \mathrm{~V}, \mathrm{Vss}_{\mathrm{EXT}}=-3.4 \mathrm{~V}$, ( $Z_{S}=Z_{L}=50 \Omega$ ) unless otherwise noted

| Parameter | Path | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operation frequency |  |  | 9 kHz |  | 13 GHz | As shown |
| Insertion loss | RFC-RFX | $\begin{aligned} & 9 \mathrm{kHz}-10 \mathrm{MHz} \\ & 10 \mathrm{MHz}-3 \mathrm{GHz} \\ & 3 \mathrm{GHz}-7.5 \mathrm{GHz} \\ & 7.5 \mathrm{GHz}-10 \mathrm{GHz} \\ & 10 \mathrm{GHz}-12 \mathrm{GHz} \\ & 12 \mathrm{GHz}-13 \mathrm{GHz} \end{aligned}$ |  | $\begin{aligned} & 0.60 \\ & 0.80 \\ & 0.85 \\ & 0.90 \\ & 1.20 \\ & 2.00 \end{aligned}$ | $\begin{aligned} & 0.80 \\ & 1.00 \\ & 1.05 \\ & 1.10 \\ & 1.65 \\ & 2.70 \end{aligned}$ | dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| Isolation | RFX-RFX | $\begin{aligned} & 9 \mathrm{kHz}-10 \mathrm{MHz} \\ & 10 \mathrm{MHz}-3 \mathrm{GHz} \\ & 3 \mathrm{GHz}-7.5 \mathrm{GHz} \\ & 7.5 \mathrm{GHz}-10 \mathrm{GHz} \\ & 10 \mathrm{GHz}-12 \mathrm{GHz} \\ & 12 \mathrm{GHz}-13 \mathrm{GHz} \end{aligned}$ | $\begin{aligned} & 70 \\ & 46 \\ & 35 \\ & 24 \\ & 16 \\ & 13 \end{aligned}$ | $\begin{aligned} & 90 \\ & 54 \\ & 38 \\ & 27 \\ & 19 \\ & 17 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| Isolation | RFC-RFX | $\begin{array}{\|l} 9 \mathrm{kHz}-10 \mathrm{MHz} \\ 10 \mathrm{MHz}-3 \mathrm{GHz} \\ 3 \mathrm{GHz}-7.5 \mathrm{GHz} \\ 7.5 \mathrm{GHz}-10 \mathrm{GHz} \\ 10 \mathrm{GHz}-12 \mathrm{GHz} \\ 12 \mathrm{GHz}-13 \mathrm{GHz} \end{array}$ | $\begin{aligned} & 80 \\ & 42 \\ & 41 \\ & 26 \\ & 16 \\ & 13 \end{aligned}$ | $\begin{aligned} & 90 \\ & 45 \\ & 44 \\ & 31 \\ & 20 \\ & 18 \end{aligned}$ |  | dB dB dB dB dB dB |
| Return loss (active port) | RFC-RFX | $\begin{array}{\|l} 9 \mathrm{kHz}-10 \mathrm{MHz} \\ 10 \mathrm{MHz}-3 \mathrm{GHz} \\ 3 \mathrm{GHz}-7.5 \mathrm{GHz} \\ 7.5 \mathrm{GHz}-10 \mathrm{GHz} \\ 10 \mathrm{GHz}-12 \mathrm{GHz} \\ 12 \mathrm{GHz}-13 \mathrm{GHz} \end{array}$ |  | $\begin{aligned} & 23 \\ & 17 \\ & 15 \\ & 18 \\ & 20 \\ & 10 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| Return loss (common port) | RFC-RFX | $\begin{array}{\|l} 9 \mathrm{kHz}-10 \mathrm{MHz} \\ 10 \mathrm{MHz}-3 \mathrm{GHz} \\ 3 \mathrm{GHz}-7.5 \mathrm{GHz} \\ 7.5 \mathrm{GHz}-10 \mathrm{GHz} \\ 10 \mathrm{GHz}-12 \mathrm{GHz} \\ 12 \mathrm{GHz}-13 \mathrm{GHz} \end{array}$ |  | $\begin{aligned} & 23 \\ & 17 \\ & 15 \\ & 18 \\ & 18 \\ & 10 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| Return loss (terminated port) | RFX | $\begin{array}{\|l} 9 \mathrm{kHz}-10 \mathrm{MHz} \\ 10 \mathrm{MHz}-3 \mathrm{GHz} \\ 3 \mathrm{GHz}-7.5 \mathrm{GHz} \\ 7.5 \mathrm{GHz}-10 \mathrm{GHz} \\ 10 \mathrm{GHz}-12 \mathrm{GHz} \\ 12 \mathrm{GHz}-13 \mathrm{GHz} \end{array}$ |  | $\begin{gathered} 32 \\ 24 \\ 21 \\ 13 \\ 8 \\ 5 \\ \hline \end{gathered}$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| Input 0.1 dB compression point ${ }^{1}$ | RFC-RFX | $10 \mathrm{MHz}-13 \mathrm{GHz}$ |  | Fig. 5 |  | dBm |
| Input IP2 | RFC-RFX | $834 \mathrm{MHz}, 1950 \mathrm{MHz}$ |  | 120 |  | dBm |
| Input IP3 | RFC-RFX | $834 \mathrm{MHz}, 1950 \mathrm{MHz}$, and 2700 MHz |  | 66 |  | dBm |
| Settling time |  | $50 \%$ CTRL to 0.05 dB final value |  | 15 | 20 | $\mu \mathrm{s}$ |
| Switching time |  | $50 \%$ CTRL to $90 \%$ or $10 \%$ of final value |  | 5.5 | 9.5 | $\mu \mathrm{s}$ |

Note 1: The input 0.1 dB compression point is a linearity figure of merit. Refer to Table 3 for the RF input power $\mathrm{P}_{\text {IN }}(50 \Omega)$

Figure 3. Pin Configuration (Top View)


Table 2. Pin Descriptions

| Pin \# | Pin Name | Description |
| :---: | :---: | :--- |
| 2 | RF1 $^{1}$ | RF port 1 |
| $1,3,4,5$, <br> $6,8,9,10$, <br> 12 | GND | Ground |
| 7 | RFC $^{1}$ | RF common |
| 11 | RF2 $^{1}$ | RF port 2 |
| 13 | Vss $_{\text {ExT }}{ }^{2}$ | External Vss negative voltage control |
| 14 | CTRL | Digital control logic input |
| 15 | LS | Logic Select - used to determine the <br> definition for the CTRL pin (see Table 5) |
| 16 | V $_{\text {DD }}$ | Supply voltage |
| Pad | GND | Exposed pad: ground for proper operation |

Notes: 1. RF pins 2, 7, and 11 must be at OV DC. The RF pins do not require DC blocking capacitors for proper operation if the OV DC requirement is met
2. Use $\operatorname{Vss}_{\text {Ext }}$ (pin 13) to bypass and disable internal negative voltage generator. Connect $\mathrm{VsS}_{\mathrm{Ext}}$ (pin 13) to GND $\left(\mathrm{Vss}_{\mathrm{EXt}}=0 \mathrm{~V}\right.$ ) to enable internal negative voltage generator

Table 3. Operating Ranges

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (normal mode, $\left.\mathrm{Vss}_{\text {ExT }}=0 \mathrm{~V}\right)^{1}$ | $\mathrm{V}_{\mathrm{DD}}$ | 2.3 |  | 5.5 | V |
| Supply voltage (bypass mode, $\mathrm{Vss}_{\text {EXT }}=-3.4 \mathrm{~V}$, $V_{D D} \geq 3.4 \mathrm{~V}$ for full spec. compliance) ${ }^{2}$ | $\mathrm{V}_{\mathrm{DD}}$ | 2.7 | 3.4 | 5.5 | V |
| Negative supply voltage (bypass mode) ${ }^{2}$ | Vssext | -3.6 |  | -3.2 | V |
| Supply current (normal mode, $\left.\mathrm{Vss}_{\mathrm{EXT}}=0 \mathrm{~V}\right)^{1}$ | $\mathrm{I}_{\mathrm{DD}}$ |  | 120 | 200 | $\mu \mathrm{A}$ |
| Supply current (bypass mode, $\left.\mathrm{Vss}_{\text {Ext }}=-3.4 \mathrm{~V}\right)^{2}$ | $I_{\text {DD }}$ |  | 50 | 80 | $\mu \mathrm{A}$ |
| Negative supply current (bypass mode, $\mathrm{Vss}_{\text {EXT }}=$ $-3.4 \mathrm{~V})^{2}$ | $I_{s s}$ | -40 | -16 |  | $\mu \mathrm{A}$ |
| Digital input high (CTRL) | $\mathrm{V}_{\mathrm{IH}}$ | 1.17 |  | 3.6 | V |
| Digital input low (CTRL) | $\mathrm{V}_{\text {IL }}$ | -0.3 |  | 0.6 | V |
| Digital input current | $\mathrm{I}_{\text {CTRL }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| RF input power, CW (RFC-RFX) ${ }^{3}$ $\begin{array}{r} 9 \mathrm{kHz} \leq 10 \mathrm{MHz} \\ 10 \mathrm{MHz} \leq 8 \mathrm{GHz} \\ 8 \mathrm{GHz} \leq 13 \mathrm{GHz} \end{array}$ | $\mathrm{P}_{\text {In-CW }}$ |  |  | Fig. 4 36 Fig. 5 | dBm dBm dBm |
| RF input power, pulsed (RFC-RFX) ${ }^{4}$ $\begin{array}{r} 9 \mathrm{kHz} \leq 10 \mathrm{MHz} \\ 10 \mathrm{MHz} \leq 13 \mathrm{GHz} \end{array}$ | $\mathrm{P}_{\text {in-pulsed }}$ |  |  | Fig. 4 Fig. 5 | dBm dBm |
| RF input power, hot switch, $\mathrm{CW}^{3}$ $\begin{array}{r} 9 \mathrm{kHz} \leq 300 \mathrm{kHz} \\ 300 \mathrm{kHz} \leq 13 \mathrm{GHz} \end{array}$ | $\mathrm{P}_{\text {IN-HOT }}$ |  |  | $\begin{gathered} \text { Fig. } 4 \\ 20 \end{gathered}$ | dBm dBm |
| RF input power into terminated ports, CW (RFX) ${ }^{3}$ $\begin{array}{r} 9 \mathrm{kHz} \leq 600 \mathrm{kHz} \\ 600 \mathrm{kHz} \leq 13 \mathrm{GHz} \end{array}$ | $\mathrm{P}_{\text {in,term }}$ |  |  | $\begin{gathered} \text { Fig. } 4 \\ 26 \end{gathered}$ | dBm dBm |
| Operating temperature range | $\mathrm{T}_{\mathrm{OP}}$ | -40 | +25 | +85 | ${ }^{\circ} \mathrm{C}$ |

Notes: 1. Normal mode: connect $\mathrm{Vss}_{\mathrm{EXT}}(\operatorname{pin} 13)$ to $\mathrm{GND}\left(\mathrm{VsS}_{\mathrm{EXT}}=0 \mathrm{~V}\right)$ to enable internal negative voltage generator
2. Bypass mode: use $\mathrm{Vss}_{\mathrm{EXT}}$ (pin 13) to bypass and disable internal negative voltage generator
3. $100 \%$ duty cycle, all bands, $50 \Omega$
4. Pulsed, $5 \%$ duty cycle of $4620 \mu$ s period, $50 \Omega$

Table 4. Absolute Maximum Ratings

| Parameter/Condition | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {DD }}$ | -0.3 | 5.5 | V |
| Digital input voltage (CTRL) | $\mathrm{V}_{\text {CTRL }}$ | -0.3 | 3.6 | V |
| LS input voltage | $\mathrm{V}_{\text {LS }}$ | -0.3 | 3.6 | V |
| $\begin{array}{\|l} \begin{array}{l} \text { RF input power, } \mathrm{CW} \\ \text { (RFC-RFX) }^{1} \end{array} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ 8 \mathrm{kHz} \leq 10 \mathrm{MHz} \leq 8 \mathrm{GHz} \\ 8 \mathrm{GHz} \\ \text { (RHz } \end{array}$ | Pin-cw |  | $\begin{gathered} \text { Fig. } 4 \\ 36 \\ \text { Fig. } 5 \\ \hline \end{gathered}$ | dBm dBm dBm |
| RF input power, pulsed $\left(\right.$ RFC-RFX) ${ }^{2}$ $\begin{array}{r} 9 \mathrm{kHz} \leq 10 \mathrm{MHz} \\ 10 \mathrm{MHz} \leq 13 \mathrm{GHz} \end{array}$ | $\mathrm{P}_{\text {in-pulsed }}$ |  | Fig. 4 <br> Fig. 5 | dBm dBm |
| RF input power into terminated ports, CW (RFX) ${ }^{1}$ $\begin{array}{r} 9 \mathrm{kHz} \leq 10 \mathrm{MHz} \\ 10 \mathrm{MHz} \leq 13 \mathrm{GHz} \end{array}$ | $\mathrm{P}_{\text {In,term }}$ |  | $\begin{gathered} \text { Fig. } 4 \\ 26 \end{gathered}$ | dBm dBm |
| Storage temperature range | $\mathrm{T}_{\text {ST }}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| ESD voltage $\mathrm{HBM}^{3}$ <br> RF pins to GND <br> All pins | $\mathrm{V}_{\text {ESD,HBM }}$ |  | $\begin{aligned} & 4000 \\ & 2500 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| ESD voltage $\mathrm{MM}^{4}$, all pins | $\mathrm{V}_{\text {ESD,Mm }}$ |  | 200 | V |
| ESD voltage CDM ${ }^{5}$, all pins | $\mathrm{V}_{\text {ESD,CDM }}$ |  | 1000 | V |

Notes: 1. $100 \%$ duty cycle, all bands, $50 \Omega$
2. Pulsed, $5 \%$ duty cycle of $4620 \mu$ s period, $50 \Omega$
3. Human Body Model (MIL-STD 883 Method 3015)
4. Machine Model (JEDEC JESD22-A115)
5. Charged Device Model (JEDEC JESD22-C101)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

## Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS ${ }^{\circledR}$ device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified.

## Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS ${ }^{\circledR}$ devices are immune to latch-up.

## Switching Frequency

The PE42520 has a maximum 25 kHz switching rate when the internal negative voltage generator is used (pin $13=$ GND). The rate at which the PE42520 can be switched is only limited to the switching time (Table 1) if an external negative supply is provided (pin $13=\mathrm{Vss}_{\mathrm{EXT}}$ ).

Switching frequency describes the time duration between switching events. Switching time is the time duration between the point the control signal reaches $50 \%$ of the final value and the point the output signal reaches within $10 \%$ or $90 \%$ of its target value.

## Optional External Vss Control (Vss ${ }_{\text {Ext }}$ )

For proper operation, the Vss $_{\text {EXT }}$ control pin must be grounded or tied to the Vss voltage specified in Table 3. When the $\mathrm{Vss}_{\text {EXT }}$ control pin is grounded, FETs in the switch are biased with an internal negative voltage generator. For applications that require the lowest possible spur performance, Vss ${ }_{\text {EXT }}$ can be applied externally to bypass the internal negative voltage generator.

## Spurious Performance

The typical spurious performance of the PE42520 is -152 dBm when $\mathrm{Vss}_{\text {EXT }}=0 \mathrm{~V}$ (pin $13=\mathrm{GND}$ ). If further improvement is desired, the internal negative voltage generator can be disabled by setting $\mathrm{Vss}_{\text {EXT }}=-3.4 \mathrm{~V}$.

Table 5. Control Logic Truth Table

| LS | CTRL | RFC-RF1 | RFC-RF2 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | off | on |
| 0 | 1 | on | off |
| 1 | 0 | on | off |
| 1 | 1 | off | on |

## Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE42520 in the 16 -lead $3 \times 3 \mathrm{~mm}$ QFN package is MSL3.

## Logic Select (LS)

The Logic Select feature is used to determine the definition for the CTRL pin.

Figure 4. Power De-rating Curve for $9 \mathrm{kHz}-10 \mathrm{MHz}$ (50 )


Figure 5a. Power De-rating Curve for $10 \mathrm{MHz}-13 \mathrm{GHz} @ 25^{\circ} \mathrm{C}$ Ambient (50 $)$


Figure 5b. Power De-rating Curve for 10 MHz - $13 \mathrm{GHz} @ 85^{\circ} \mathrm{C}$ Ambient (50』)


## Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.4 \mathrm{~V}$ unless otherwise specified

Figure 6. Insertion Loss vs. Temp (RFC-RF1)


Figure 8. Insertion Loss vs. Temp (RFC-RF2)


Figure 7. Insertion Loss vs. $V_{D D}$ (RFC-RF1)


Figure 9. Insertion Loss vs. $\mathrm{V}_{\mathrm{DD}}$ (RFC-RF2)


## Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.4 \mathrm{~V}$ unless otherwise specified

Figure 10. RFC Port Return Loss vs. Temp (RF1 Active)


Figure 12. RFC Port Return Loss vs. Temp (RF2 Active)


Figure 11. RFC Port Return Loss vs. $\mathrm{V}_{\mathrm{DD}}$ (RF1 Active)


Figure 13. RFC Port Return Loss vs. $\mathrm{V}_{\mathrm{DD}}$ (RF2 Active)


## Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.4 \mathrm{~V}$ unless otherwise specified

Figure 14. Active Port Return Loss vs. Temp (RF1 Active)


Figure 16. Active Port Return Loss vs. Temp (RF2 Active)


Figure 15. Active Port Return Loss vs. $\mathrm{V}_{\mathrm{DD}}$ (RF1 Active)


Figure 17. Active Port Return Loss vs. $\mathrm{V}_{\mathrm{DD}}$ (RF2 Active)


## Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.4 \mathrm{~V}$ unless otherwise specified

Figure 18. Terminated Port Return Loss vs. Temp (RF1 Active)


Figure 20. Terminated Port Return Loss vs. Temp (RF2 Active)


Figure 19. Terminated Port Return Loss vs. $\mathrm{V}_{\mathrm{DD}}$ (RF1 Active)


Figure 21. Terminated Port Return Loss vs. $\mathrm{V}_{\mathrm{DD}}$ (RF2 Active)


## Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.4 \mathrm{~V}$ unless otherwise specified

Figure 22. Isolation vs. Temp
(RF1-RF2, RF1 Active)


Figure 24. Isolation vs. Temp (RF2-RF1, RF2 Active)


Figure 23. Isolation vs. $\mathrm{V}_{\mathrm{DD}}$
(RF1-RF2, RF1 Active)


Figure 25. Isolation vs. $\mathrm{V}_{\mathrm{DD}}$ (RF2-RF1, RF2 Active)


## Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.4 \mathrm{~V}$ unless otherwise specified

Figure 26. Isolation vs. Temp (RFC-RF2, RF1 Active)


Figure 28. Isolation vs. Temp (RFC-RF1, RF2 Active)


Figure 27. Isolation vs. $\mathrm{V}_{\mathrm{DD}}$
(RFC-RF2, RF1 Active)


Figure 29. Isolation vs. $\mathrm{V}_{\mathrm{DD}}$ (RFC-RF1, RF2 Active)


## Evaluation Kit

The SPDT switch evaluation board was designed to ease customer evaluation of Peregrine's PE42520. The RF common port is connected through a $50 \Omega$ transmission line via the SMA connector, J1. RF1 and RF2 ports are connected through $50 \Omega$ transmission lines via SMA connectors J 2 and J 3 , respectively. A $50 \Omega$ through transmission line is available via SMA connectors J5 and J6, which can be used to de-embed the loss of the PCB. J4 provides DC and digital inputs to the device.

For the true performance of the PE42520 to be realized, the PCB should be designed in such a way that RF transmission lines and sensitive DC I/O traces are heavily isolated from one another.

Figure 30. Evaluation Kit Layout


Figure 31. Evaluation Board Schematic


Notes: 1. Use PRT-30186-02 PCB
2. CAUTION: Contains parts and assemblies susceptible to damage by electrostatic discharge (ESD)

Figure 32. Package Drawing 16-lead $3 \times 3$ mm QFN


Figure 33. Top Marking Specifications


Figure 34. Tape and Reel Specifications


Table 6. Ordering Information

| Order Code | Description | Package | Shipping Method |
| :---: | :---: | :---: | :---: |
| PE42520MLBA-Z | PE42520 SPDT RF switch | Green 16-lead 3x3 mm QFN | 3000 units / T\&R |
| EK42520-02 | PE42520 Evaluation kit | Evaluation kit | $1 /$ Box |

## Sales Contact and Information

For sales and contact information please visit www.psemi.com.

[^0]
[^0]:    Advance Information: The product is in a formative or design stage. The datasheet contains design target Advance information: The product is in a formative or design stage. The datasheet contains design target Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form)
    The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use The information in this datasheet is believed to be reliable. Ho
    of this information. Use shall be entirely at the user's own risk.

    No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no diability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.
    The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com.

